

SNUG World User Conference



TUESDAY | APRIL 20, 2021

	ARTIFICIAL INTELLIGENCE	AUTOMOTIVE	CLOUD	CUSTOM-AMS	DIGITAL DESIGN	EMULATION	FORMAL VERIFICATION	IP	LOWER POWER DESIGN	NEW VERIFICATION TECHNOLOGIES	PHYSICAL VERIFICATION	PROTOTYPING	SECURE, SAFE & RELIABLI	E SIGNOFF I	SIGNOFF II	SILICON TEST & ANALYTICS	STATIC VERIFICATION	VCS/VERDI/VIP	VIRTUAL PROTOTYPING
7:00 - 7:25 ам		Building a Trustworthy Autonomous																	
7:25 - 7:50 ам		Vehicle (AV) Architecture																	
				1		1	1	1		10 MINUTE BREAK	TT		-	-	1	1	1		
8:00 - 8:25 ам		CNN Acceleration: A Short Road Trip																	
8:25 - 8:50 ам		Accelerate the Development of Dependable Automotive SoCs with Synopsys' Comprehensive Safety-Aware Solution																	
8:50 - 9:00 ам										CHAIR YOGA									
9:00 - 9:50 ам								KEYN	OTE: Welcome	e to a Bold Ne	ew Era of Moo	re's Law							
										10 MINUTE BREAK									
10:00 - 10:25 ам	Executive Panel: How Is AI Changing	Influence of Dynamic Driving Model on SoC Development and IP Selectior	Accelerating Semiconductor Design and Verification using Cloud Optimized EDA Solutions from Synopsys	Unleashing PrimeSim Continuum	Successful 2.5D and 3D Multi-die Silicon System Design using Synopsys' 3DIC Compiler and Ansys'	*Compile Time Improvements using Zebu zECO Flow for Debug Methodology			Energy Efficient Chip Design	Improving Verification Efficiency	Driving Physical Signoff Convergence at Advanced Technology Nodes		Planni KEYNOTE: Zero Trust Microelectronics: A Model for Hardware Security Evolution	*Min-Max Contention Aware Clock Planning in Mega Hierarchical Designs	Cost-Effective Characterization on Arm based AWS Graviton2 Processors Using SiliconSmart®s	TestMAX Manager for RTL-Based Test Flow	*Hierarchical CDC Verification on Billion Gates		
10:25 - 10:50 ам	The Way We Approach Chip Design?	Samsung Foundry's Automotive Reference Flow	Hybrid EDA Workloads in Public Cloud	Panel: The Future of Hardware for Circuit Simulation		*Emulation Model Optimizations: Improving Build, Runtime and Data Processing Performance for Benchmarking			Synopsys Low Power Solution, from Arcitecture to Signoff	Improving Verification Efficiency and Productivity with VC Portable Stimulus	Shift-Left LVS Closure: IC Validator Explorer LVS			Small Range Hold Fixing with LoadCap Cell in PrimeTime	Hyper-scaled Library Characterization For Improved Turnaround Time	TestMAX Manager Flow for Scan Static Timing Analysis (STA) Optimization	*CDC Multi Mode Analysis		
								I		10 MINUTE BREAK									
11:00 - 11:25 ам	*Mozart – An HBM2-Based AI Accelerator	Replay: Building a Trustworthy	Optimizing EDA Workloads for SAFE-CDP A Novel Virtual Chip Design Environment on the Cloud	Workloads for el Virtual Chip Design he CloudPrimeSim: Heterogeneous CPU and GPU Technology Delivers Order-of-Magnitude Performance BreakthroughGetting the Most out of Fusion Compiler with RM 2.0	*Achieving 2-3X Execution Throughpur Improvement using Zebu Latest Features and Design Optimization Techniques	t		Billion Gates Power Analysis Using Emulations	Euclide: Finds Bugs Early to Accelerate Design and Verification Productivity	IC Validator Based Physical Verification Methodology for High Full Flow Productivity		Challenges and Approaches to Secure Hardware Design	*50% Reduction in TAT Using Signoff-driven ECO Closure	Unified Library Characterization and Validation Solution Targeting Advanced Nodes	*A Hybrid ATPG and Logic BIST Architecture for Extreme Compression	*Efficiently Solving the Challenges of Clock and Reset Domain Crossing Verification for Large SoCs	Delta Glitch - Chasing and Resolving		
11:25 - 11:50 ам	*AI Based Design: Challenges and Methodology for Best PPAr	Autonomous Vehicle (AV) Architectur	re *Migrating VLSI Infrastructure to AWS – Challenge Accepted	Game Changer- GPU Simulator for AMS Design	*The Next Level of Fusion: Fusion Technology™ + EMLL + Design Services	Fast Forward Your Software Development with Advanaced Hybrid Technologies			SAM Based Full Chip Multi-Voltage Verification in VC LP	Al-powered Efficient Debug with Verdi	*Full Chip Antenna DRC Runtime Challenges and Solutions		Keeping Old Tech Alive - A Robust Flow for Recreating Obsole Components Using FPGAs	te *Next Big Break Through in Optimization Arena		*Migrating to Fusion Compiler™ from Design Compiler, Design-for-Test & IC Compiler II Has Never Been so Easy	*Metastability Bugs Prevention via CDC and RDC Verification: Learnings from SoC Design	*UVM DUT Harness Verification TechniqueMinus the Harness!	
										10 MINUTE BREAK									
12:00 - 12:25 рм	*Edge AI Inference SoC Physical Design Challenges & Methodology to Achieve Best PPA	Replay: CNN Acceleration: A Short Road Trip	Scaling DSO.ai on Microsoft Azure	Flexible and Feature Rich Simulation Cockpit for Netlist	Achieving the Best PPA on Advanced	*Optimizing Firmware Performance of an NVMe-based SSD on Zebu Hardw Emulation Platform	re		The New Al Frontier – Breaking Down Power Barriers	Driving Efficiency & Productivity in SoC Verification Sign-off with Unified Verification Management Automation	*Secure Lynx-Based Cloud Design Environment Enabling Accurate and Efficient Physical Verification and Fabrication Sign-Off		A Framework for Assessing the Vulnerability of ICs Against Fault Injection Attacks	Estimating DVD-Induced Timing Impac Using PrimeTime® and RedHawk-SC	rt	New Pattern Conversion Technology using EDA Solution	*Scalable RDC Signoff Methodology for Large SoCs	Catching Bugs Early with Dynamic Simulation	
12:25 - 12:50 рм	Case Study for AI SoC IP: Emerging Neural Networks Drive Innovation	Replay: Accelerate the Development of Dependable Automotive SoCs with Synopsys' Comprehensive Safety-Aware Solution		Design migration and Simulation Challenges Getting Resolved in Enabling Custom Compiler for 7nm Platform	Arm® Cores with Synopsys' Fusion Design Platform™				*Pre-Silicon Functional and Power Validation Using Gate-Level Emulation		High Performance Layout Analysis with IC Validator Workbench		DoD State-of-the-Art Enterprise Hardware Emulation	PrimeTime® Technologies for Designers' Productivity		Fusion of Next-Generation RTL-to-GDSII Solution and Advanced DFT Technology	*The Latest Advancements in Preventing Reset Domain Crossings Bugsy	Powerful Debug of Complex Constraints During VCS Simulation	
										10 MINUTE BREAK									
1:00 - 1:25 рм				Ensuring Functional Safety of Memory IP using PrimeSim CustomFault	ory								Secure Semiconductor Development	_					
1:25 - 1:50 рм				Using PrimeSim HSPICE StatEye with IBIS-AMI Models for DDR5 and LPDDR5 SI Analysis									Design Challenges and Reasonable Practices						
										10 MINUTE BREAK									
2:00 - 2:50 рм							EN	FERTAINN	1ENT - Virtual	Deceptions v	vith Magician	Dennis Kyri	akos						

WEDNESDAY | APRIL 21, 2021

	ARTIFICIAL INTELLIGENCE	AUTOMOTIVE	CLOUD	CUSTOM-AMS	DIGITAL DESIGN	EMULATION	FORMAL VERIFICATION	IP	LOWER POWER DESIGN	NEW VERIFICATION TECHNOLOGIES	PHYSICAL VERIFICATION	PROTOTYPING	SECURE, SAFE & RELIABLE	SIGNOFF I	SIGNOFF II	SILICON TEST & ANALYTICS	STATIC VERIFICATION	VCS/VERDI/VIP	
7:00 - 7:25 ам		Facilitating Distributed Development of																	
7:25 - 7:50 ам		Safety Critical Automotive IP and SoC																	
										10 MINUTE BREAK									
8:00 - 8:25 am		Replay: Ensuring Functional Safety of Memory IP using PrimeSim CustomFault																	
8:25 - 8:50 am		Analog Fault Simulation for ISO 26262 using PrimeSim CustomFault																	
8:50 - 9:00 am										GUIDED MEDITATION									
9:10 - 9:50 ам								KEYNOT	E: Architectir	ng the Next 1	00B Intelliger	nt Devices							
			_							10 MINUTE BREAK									
10:00 - 10:25 ам	Replay: Executive Panel: How is Al	Safety Critical Lint Methodology or Automotive Customer	VC Formal Seamless Scaling on AWS SOCA: A Winning Formula to Shift-Left Verification	Simulation Environment Update	Simply Better RTL: Enabling Shift Left	*Enabling External Customer to use NXP's In-House Zebu Emulation Setup to meet Pre-Silicon Verification Milestones		Die-to-Die Connectivity - Trends, Use Cases, Requirements	Panel: End to End Low Power		Free PDK3: A Novel PDK for Physical Verification at the 3nm Nodes		*L to at	Ising PrimeShield Variation Analysis Create a More Robust Core Fraction of the Cost of Flat Margins	Efficient Post-Layout Simulation and EMIR Validation with StarRC™ GPD Flow	TestMAX Advisor – Boost Coverage and Reduce Pattern Count Today!	*Noise Reduction using Static and Formal Aware Linting in a Single Phase	Increase Coverage, Reduce TAT with VCS Intelligent Coverage Optimization Driving Verification Efficiency with AI/ML Innovation	*Virtualized CPU Usage in SoC Verification
10:25 - 10:50 ам	 Changing the Way We Approach Chip Design? 	Methodological Approach to Fault Injection Campaign Measurements	Containerization for EDA Workloads	Faster Analog Design Closure with Early Parasitic Analysis Flow in Synopsys Custom Design Platform	Strategy with RTL-Architect	*Network Switch Pre-Silicon Debug using ZeBu Record and Replay		A Seamless Transition to PCIe 6.0 Designs with Optimized IPs	Solution Panel		Enabling your Designers with IC Validator Launch		R	esign Variation Analysis and Variati obustness Using STA based onte Carlo	on *QuickCap Parasitic Extraction for Arm Physical Design	*RTL Design Validation Using Static Connectivity Checks	*Lint Abstract Flow – A Hierarchical Approach to Enhance RTL-checking Quality with Faster Turn-around	*Refine the Tests Portfolio using VCS Coverage and Test Grading	*System-Level Power Modelling for Processor Cores in Virtualizer
										10 MINUTE BREAK									
11:00 - 11:25 ам	Getting Started with DSO.ai™: A Tutorial	Replay: Facilitating Distributed Development of Safety Critical	Design Processing and Verification Using Kubernetes Based Hybrid Cloud Infrastructure	Improved QoR and Productivity for Analog Layout with Custom Compiler's Visually-Assisted Layout Automation	*Fast RTL Prototyping and PPA Exploration Using RTL Architect	Leading 800G Ethernet SoC Validation		Deciphering the MIPI Standards for Camera and Display	*Enable Level Shifter Insertion with Multiple Power and Bias Domains		Accelerating Physical Signoff Convergence for 5nm and 7nm Designs		*F In	Parametric Timing Success-Rate	Buried Signal Line Exploration for sub-5nm SRAM Design	RTL Based DFT Partition Scan Architecture	Noise Reduction in VC Spyglass Platform with Machine Learning and Formal Technology	*Automatic Functional Coverage Generation	Hybrid Emulation – Accelerate Soft Enablement for Automotive SoC
11:25 - 11:50 ам	Towards Auto-Convergence in Digital Design: Using DSO.ai™ to Maximize PPA Benefits	Automotive IP and SoC	Google Hardware Team's Cloud Journey	Template Based Analog Layout Flow at SK Hynix	Achieving Best Quality RTL for Faster Design Closure with Features-Added Physical Aware Synthesis (FPAS)	Staying Ahead in 5G System Verification		An Insight into the Evolution of HBM3	*How to Achieve the Best PPA on an Ultra-Low Power STM32 Microcontroller; SAIF Driven Synthesis Flow		Advanced Reliability Checking with IC Validator PERC		Pr	imeShield Design Robustness nalysis and ECO	Extraction Innovations for Advanced Node Digital Design	Demonstration of TestMAX SMS Memory Test & Repair Flow!	A Comprehensive UPF Coverage Methodology to Avoid Late Si Issues	*Optimizing Test Execution Time for Coverage!	Early Software Development on a F Generation Al Chip with Virtualizer
										10 MINUTE BREAK									
12:00 - 12:25 рм	Al-Driven Design Space Optimization Case Study	Replay: Ensuring Functional Safety of Memory IP using PrimeSim CustomFault	Synopsys Testcase Packager: Seamless Migration and Execution for EDA Workloads on Cloud	Standard Cell Design Productivity Improvement with with Layout Editor Assisted Layout Automation	Case Study: Optimize and Configure Synopsys DesignWare IP with RTL Architect	*Low Power Emulation of Automotive SoC		Key Applications for In-Chip Sensing & PVT Monitoring	*Innovative Solutions for Complex Hierarchical UPF Design Implementations		*Synopsys ICV Live Enablement in IBM Advanced Node Processor Design Environment					Utilizing TestMAX SMS Algorithm Programmability to Reduce Unnecessary Timing Signoff Effort on Dual Port Memories		*Optimizing PCIe System-Level Performance in a Pre-Silicon Environment	Virtual Prototyping for Continuous Integration Testing of Embedded
12:25 - 12:50 рм	*Machine Learning Based Root Cause and Power Aware Analysis in Asynchronous Design	Replay: Analog Fault Simulation for ISO 26262 using PrimeSim CustomFault		Accelerate Chip Integration While Improving SPEF Quality for Timing Closure with the Custom Compiler Solution	Formality ECO: Automated Functional ECOs with Hand-Crafted Quality and Minimal Effort			*PCIe RAS DES Framework for SoCs			*Tower Support for Synopsys' Analog / RF / Photonics Design Flows					Innovative Design-for-Test (DFT) Methodology for AI & Automotive SoCsy		Automation Accelerates Verification Closure upto 10X for next-gen SoCs- Simple, Scalable, & Efficient	SW stacks
										10 MINUTE BREAK									
1:00 - 1:25 рм	*Unsupervised Machine Learning Based Root Cause Analysis of Front-End and Back-End Low Power Issues			Samsung AMS Design Reference Flow for Advanced Node												Memory Test and Repair and Hierarchical DFX Management of IP			
1:25 - 1:50 рм				Replay: Tower Support for Synopsys' Analog / RF / Photonics Design Flows												in Automotive and AI SoCsy			
										10 MINUTE BREAK									
2:00 - 2:30 рм							E	NTERTAIN	MENT - Due	ing Piano Pe	erformance by	Shellshock	ed						

THURSDAY | APRIL 22, 2021

	ARTIFICIAL INTELLIGENCE	AUTOMOTIVE	CLOUD	CUSTOM-AMS	DIGITAL DESIGN	EMULATION	FORMAL VERIFICATION	IP	LOWER POWER DESIGN	NEW VERIFICATION TECHNOLOGIES	PHYSICAL VERIFICATION	PROTOTYPING	SECURE, SAFE & RELIABLE	SIGNOFF I	SIGNOFF II	SILICON TEST & ANALYTICS	STATIC VERIFICATION	VCS/VERDI/VIP	VIRTUAL PROTOTYPING
7:00 - 7:25 ам	GL	LOBALFOUNDRIES® 22FDX®																	
7:25 - 7:50 ам	De	esigning Functional Safety Features																	

8:00 - 8:25 ам	*Mitigating Soft Errors Impact on System Reliability							
8:25 - 8:50 ам	Replay: Innovative Design-for-Test (DFT) Methodology for AI & Automotive SoCs							
8:50 - 9:00 ам				BREATH WORK				
9:05 - 9:50 ам			KEYNOTE: Developir	ng Next Generation Automotive Con	nputing Platforms Based on a N	lew Value Chain		
				10 MINUTE BREAK				
0:00 - 10:25 ам	Safe, Secure, Everywhere: ISO 26262 Compliance for Modern Automotive Software	STMicroelectronics Memory Verification Flow Optimization Using Synopsys AMS Solutions Automating Complex, High-Speed, Interconnect Planning for Next Generation Designs	*Instruction Set Verification using Automation and Formal Data Path	Fusion Based Methodology to Target Peak IR-Drop Reduction Throughout the Implementation Cycle	Physical Verification Strategies to Scale New-Age Complex Processes and Designs Challenges +PCIe Gen5 at Speed End-to-End FPGA Prototyping with PHY Daughter Card	*Tweak-Your-ECOs "Efficient Way to Generate ECOs" *Functional Equivalence Check of Industry's first eMRAM using Synopsys' ESP	*Using Functional High-Speed Interfaces for SCAN Test	Replay: What's New in VCS co-simulation with AMS
:25 - 10:50 ам	The Future of Automotive Linux: Standardization and Safety	Performing MOS Reliability Analysis with Variability Using Advanced Monte Carlo Solutions Replay: Getting the Most out of Fusion Compiler with RM 2.0	Out-of-the-box Performance Impact on Formal Verification Adoption Journey	Fixing IR Violations Using RedHawk Analysis Fusion with Fusion Compiler™	*Development of Superconductor Advanced Integrated Circuit Design Flow using Synopsys Tools	*Decrypting Paradox of Timing Issues *A Novel Verification Methodology with Tweaker for Ring Oscillators using ESP	Automated Inking with Silicon Dash in Marvell	Replay: *A Framework for Assessing the Vulnerability of ICs Against Fault-Injection Attacks
				10 MINUTE BREAK				
:00 - 11:25 ам	Replay: GLOBALFOUNDRIES® 22FDX®	*Cosim Using VCS PrimeSim AMS in FLASH Memory Drive *RFSoC Block I/O Optimization	Unique and Advanced Formal Datapath Validation	Power Integrity and Timing Closure Shift Left with Joint Ansys/Synopsys Customer Solutions	*Using ICV 3D-IC Verification to Flag Incorrect Die Orientation and Bump Alignment in a Multi-Die Design Getting the Most from your Prototyping Farm	*Bringing Full Chip Leakage Reduction into Reality *Formal Verification for Mixed Signal IPs Using ESP: IO Perspective	Wafer Sort Parameters Post Processing for Assembly Inkless Map Generation	Testbench Debug Made Easier with Verdi
1:25 - 11:50 ам	Automotive Digital Design Flow Designing Functional Safety Features	Improving Productivity and Ease-of-use of COSIM Setup for Analog-centric Users ARM Time Using Synopsys Fusion Compiler™	Is Formal Signoff a Reality?	*Leakage Recovery Runtime Reduction	Replay: Design Processing and Verification Using Kubernetes Based Hybrid Cloud InfrastructureReplay: *Keeping Old Tech Alive - A Robust Flow for Recreating Obsolete Components using FPGAs	*Timing Convergence with Velocity, Quality and Predictability Validating Memory Design Scan Chains from Behavioral to Transistor Level	SIliconDash - The Next Generation High-Volume Semiconductor Big Data Analytics Solution	*Known Issues And Solutions (KIAS): A Way to Capture Solutions of Already Debugged Issues and Present as Information to Users Whenever Error is Logged Again
				10 MINUTE BREAK				
::00 - 12:25 рм	*Replay: Mitigating Soft Errors Impact on System Reliability	Advanced Custom Design & 3DIC Capabilities for Extraction +Convergence Methodology & Optimization Techniques for Complex SoC Channel		Chip Level Standard Cell EM Signoff on SoC in PrimePower		Tweaker ECO Technology Innovations for Fastest Path to PPA Closure	Implementation and Use of PVT Monitors in Large Die Applications	*Fast Coverage Prototyping/Debug Using Waveform Data and Jupyter Notebooks
2:25 - 12:50 рм	Replay: Innovative Design-for-Test (DFT) Methodology for AI & Automotive SoCs	Radically Improving Layout Efficiency Through the Use of User Defined Devices (UDD)Replay: *The Next Level of Fusion: Fusion Technology™ + EMLL + Design Services		RTL Power Estimation Accuracy - Correlation Study		NanoTime Signal Integrity for Advanced Process Nodes	Introduction to Embedded In-Chip Sensing & PVT Monitoring	Beyond RAL - Improved Solutions for Advanced Registers Structures
				10 MINUTE BREAK				
1:00 - 1:25 рм		Replay: *Migrating to Fusion Compiler™ from Design Compiler, Design-for-Test & IC Compiler II Has Never Been so Easy!		RTL Power Exploration with PrimePower RTL			The Lastest Technoloy Updates for Failure Analysis Solution of Samsung Foundry Silicon	
1:25 - 1:50 рм							Yield Explorer Introduction: Logic and Memory Volume Diagnostics	

ENTERTAINMENT ON-DEMAND: Technically Funny Comedy Break & Music Break with DJ Gatsby 6